Unexpected results in fixedpoint

Unexpected results in fixed-point conversion in Verilog - Stack Overflow
Why regA and regB have two different values, while regC and regD work as I would expect?reg signed [31
Unexpected results in fixedpoint conversion in VerilogStack Overflow
admin2天前
120